

APPARATUS AND METHOD FOR REPORTING PROGRAM  
HALTS IN AN UNPROTECTED PIPELINE AT NON-  
INTERRUPTIBLE POINTS IN CODE EXECUTION

This application claims priority under 35 USC §119(e)(1) of Provisional Application Number 60/434,175 (TI-34658P) filed December 17, 2002.

**Related Applications**

- 5 U.S. Patent Application (Attorney Docket No. TI-34654),  
entitled APPARATUS AND METHOD FOR SYNCHRONIZATION OF TRACE  
STREAMS FROM MULTIPLE PROCESSORS, invented by Gary L.  
Swoboda, filed on even date herewith, and assigned to the  
assignee of the present application; U.S. Patent  
10 Application (Attorney Docket No. TI-34655), entitled  
APPARATUS AND METHOD FOR SEPARATING DETECTION AND ASSERTION  
OF A TRIGGER EVENT, invented by Gary L. Swoboda, filed on

5 even date herewith, and assigned to the assignee of the  
present application; U.S. Patent Application (Attorney  
Docket No. TI- 34656), entitled APPARATUS AND METHOD FOR  
STATE SELECTABLE TRACE STREAM GENERATION, invented by Gary  
L. Swoboda, filed on even date herewith, and assigned to  
10 the assignee of the present application; U.S. Patent  
Application (Attorney Docket No. TI-34657), entitled  
APPARATUS AND METHOD FOR SELECTING PROGRAM HALTS IN AN  
UNPROTECTED PIPELINE AT NON-INTERRUPTIBLE POINTS IN CODE  
EXECUTION, invented by Gary L. Swoboda and Krishna Allam,  
15 filed on even date herewith, and assigned to the assignee  
of the present application; U.S. Patent Application  
(Attorney Docket No. TI-34659), entitled APPARATUS AND  
METHOD FOR A FLUSH PROCEDURE IN AN INTERRUPTED TRACE  
STREAM, invented by Gary L. Swoboda, filed on even date  
20 herewith, and assigned to the assignee of the present  
application; U.S. Patent Application (Attorney Docket No.  
TI-34660), entitled APPARATUS AND METHOD FOR CAPTURING AN  
EVENT OR COMBINATION OF EVENTS RESULTING IN A TRIGGER  
SIGNAL IN A TARGET PROCESSOR, invented by Gary L. Swoboda,  
25 filed on even date herewith, and assigned to the assignee  
of the present application; U.S. Patent Application  
(Attorney Docket No. TI-34661), entitled APPARATUS AND  
METHOD FOR CAPTURING THE PROGRAM COUNTER ADDRESS ASSOCIATED  
WITH A TRIGGER SIGNAL IN A TARGET PROCESSOR, invented by  
30 Gary L. Swoboda, filed on even date herewith, and assigned  
to the assignee of the present application; U.S. Patent

5 Application (Attorney Docket No. TI-34662), entitled  
APPARATUS AND METHOD DETECTING ADDRESS CHARACTERISTICS FOR  
USE WITH A TRIGGER GENERATION UNIT IN A TARGET PROCESSOR,  
invented by Gary Swoboda and Jason L. Peck, filed on even  
date herewith, and assigned to the assignee of the present  
10 application; U.S. Patent Application (Attorney Docket No.  
TI-34663), entitled APPARATUS AND METHOD FOR TRACE STREAM  
IDENTIFICATION OF A PROCESSOR RESET, invented by Gary L.  
Swoboda, Bryan Thome and Manisha Agarwala, filed on even  
date herewith, and assigned to the assignee of the present  
15 application; U.S. Patent (Attorney Docket No. TI-34664),  
entitled APPARATUS AND METHOD FOR TRACE STREAM  
IDENTIFICATION OF A PROCESSOR DEBUG HALT SIGNAL, invented  
by Gary L. Swoboda, Bryan Thome, Lewis Nardini and Manisha  
Agarwala, filed on even date herewith, and assigned to the  
20 assignee of the present application; U.S. Patent  
Application (Attorney Docket No. TI-34665), entitled  
APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A  
PIPELINE FLATTENER PRIMARY CODE FLUSH FOLLOWING INITIATION  
OF AN INTERRUPT SERVICE ROUTINE; invented by Gary L.  
25 Swoboda, Bryan Thome and Manisha Agarwala, filed on even  
date herewith, and assigned to the assignee of the present  
application; U.S. Patent Application (Attorney Docket No.  
TI-34666), entitled APPARATUS AND METHOD FOR TRACE STREAM  
IDENTIFICATION OF A PIPELINE FLATTENER SECONDARY CODE FLUSH  
30 FOLLOWING A RETURN TO PRIMARY CODE EXECUTION, invented by  
Gary L. Swoboda, Bryan Thome and Manisha Agarwala filed on

5 even date herewith, and assigned to the assignee of the  
present application; U.S. Patent Application (Docket No.  
TI-34667), entitled APPARATUS AND METHOD IDENTIFICATION OF  
A PRIMARY CODE START SYNC POINT FOLLOWING A RETURN TO  
PRIMARY CODE EXECUTION, invented by Gary L. Swoboda, Bryan  
10 Thome and Manisha Agarwala, filed on even date herewith,  
and assigned to the assignee of the present application; U.  
S. Patent Application (Attorney Docket No. TI-34668),  
entitled APPARATUS AND METHOD FOR IDENTIFICATION OF A NEW  
SECONDARY CODE START POINT FOLLOWING A RETURN FROM A  
15 SECONDARY CODE EXECUTION, invented by Gary L. Swoboda,  
Bryan Thome and Manisha Agarwala, filed on even date  
herewith, and assigned to the assignee of the present  
application; U.S. Patent Application (Attorney Docket No.  
TI-34669), entitled APPARATUS AND METHOD FOR TRACE STREAM  
20 IDENTIFICATION OF A PAUSE POINT IN A CODE EXECUTION  
SEQUENCE, invented by Gary L. Swoboda, Bryan Thome and  
Manisha Agarwala, filed on even date herewith, and assigned  
to the assignee of the present application; U.S. Patent  
Application (Attorney Docket No. TI-34670), entitled  
25 APPARATUS AND METHOD FOR COMPRESSION OF A TIMING TRACE  
STREAM, invented by Gary L. Swoboda and Bryan Thome, filed  
on even date herewith, and assigned to the assignee of the  
present application; U.S. Patent Application (Attorney  
Docket No. TI-34671), entitled APPARATUS AND METHOD FOR  
30 TRACE STREAM IDENTIFICATION OF MULTIPLE TARGET PROCESSOR  
EVENTS, invented by Gary L. Swoboda and Bryan Thome, filed

5 on even date herewith, and assigned to the assignee of the present application; and U.S. Patent Application (Attorney Docket No. TI-34672 entitled APPARATUS AND METHOD FOR OP CODE EXTENSION IN PACKET GROUPS TRANSMITTED IN TRACE STREAMS, invented by Gary L. Swoboda and Bryan Thome, filed  
10 on even date herewith, and assigned to the assignee of the present application are related applications.

## **Background of the Invention**

15

### 1. Field of the Invention

This invention relates generally to the testing of digital signal processing units and, more particularly, to the  
20 interruption of code execution to determine the status of various portions of the target processor implementing the code or initiate a new procedure. A processor can have a protected pipeline or a non-protected pipeline. When the target processor has a non-protected pipeline, the code  
25 executing on the processor can have interruptible portions and can have non-interruptible portions.

### 2. Description of the Related Art

30 As microprocessors and digital signal processors have become increasingly complex, advanced techniques have been developed to test these devices. Dedicated apparatus is

5 available to implement the advanced techniques. Referring  
to Fig. 1A, a general configuration for the test and debug  
of a target processor **12** is shown. The test and debug  
procedures operate under control of a host processing unit  
**10**. The host processing unit **10** applies control signals to  
10 the emulation unit **11** and receives (test) data signals from  
the emulation unit **11** by cable connector **14**. The emulation  
unit **11** applies control signals to and receives (test)  
signals from the target processor **12** by connector cable **15**.  
The emulation unit **11** can be thought of as an interface  
15 unit between the host processing unit **10** and the target  
processor **12**. The emulation unit **11** must process the  
control signals from the host processor unit **10** and apply  
these signals to the target processor **12** in such a manner  
that the target processor will respond with the appropriate  
20 test signals. The test signals from the target processor  
**12** can be a variety types. Two of the most popular test  
signal types are the JTAG (Joint Test Action Group) signals  
and trace signals. The JTAG signal provides a standardized  
test procedure in wide use. Trace signals are series of  
25 signals from a multiplicity of junctions in the target  
processor **12**. While the width of the bus interfacing to  
the host processing unit **10** generally have a standardized  
width, the bus between the emulation unit **11** and the target  
processor **12** can be increased to accommodate the increasing  
30 complexity of the target processing unit **12**. Thus, part of  
the interface function between the host processing unit **10**

5 and the target processor **12** is to store the test signals until the signals can be transmitted to the host processing unit **10**.

In the test and debug of the target processor, specified  
10 internal events result in a halt of the target processor (i.e., for analysis of the configuration of the processor) or in a change of processor program execution. These specified events are monitored by dedicated apparatus. Upon detection of the occurrence of the event, the  
15 monitoring apparatus generates an event signal. The events signal or signals are applied to a trigger device. The trigger device issues a trigger signal that results in the change of operation of the target processor. Referring to Fig. 1B, the operation of the trigger generation unit **19** is  
20 shown. Monitoring apparatus **18**, including event signal generation units **181** through **18N**, is typically included in the target processor **12**. The event generation units **181** - **18N** each monitors some portion of the target processor to determine when a specified condition (or conditions) or  
25 event is present. When the specified condition is detected by the event signal generation unit monitoring the condition, an event signal is generated. The event signals are applied to the trigger generation unit **19**. Based on the event signals applied to the trigger generation unit  
30 **19**, a trigger signal is selected. Certain events and combination of events, referred to as an event front,

5 generate a selected trigger signal that results in certain  
activity in the target processor, e.g. a debug halt.  
Combinations of different events generating trigger signals  
are referred to as jobs. Multiple jobs can result in the  
same trigger signal or combination of trigger signals. In  
10 the test and debug of the target processor, the trigger  
signals can provide impetus for changing state in the  
target processor or for performing a specified activity.  
The event front defines the reason for the generation of  
trigger signal. This information is important in  
15 understanding the operation of the target processor  
because, as pointed out above, several combinations of  
events can result in the generation of a trigger signal.  
In order to analyze the operation of the target processing  
unit, the portion of the event front resulting in the  
20 trigger signal must be identified in order to determine the  
reason for the generation of the trigger signal.

A development system can create a number of test and debug  
events. These test and debug events halt the code  
25 execution so that analysis can be made of the state of the  
processor. In a real-time test and debug environment, it  
is desirable to allow the service of interrupt signals  
designated as real time interrupts to continue after a  
debug event generates an execution halt. Because the test  
30 and debug events are generally accepted at the next  
instruction boundary, a test and debug event can halt the



5 code execution at a non-interruptible point in the code execution.

In a protected pipeline, real-time interrupt procedures can occur at any instruction boundary, so it is not a problem  
10 that code execution halts in a non-interruptible point. Once the code execution is halted, real-time interrupt procedures continue even though the code was not interruptible at the point at which the code execution was halted. In other words, in a non-interruptible code  
15 portion, real time interrupt procedures can continue in a protected pipeline independent of whether code execution is halted at a non-interruptible point.

In an unprotected pipeline, the situation is much different  
20 than for a protected pipeline. In the unprotected pipeline, real time interrupts cannot occur at any arbitrary instruction boundary because of architectural problems (e.g., delayed branches in flight) or instruction-to-instruction relationships that can be disturbed (the  
25 global enable bit is disabled to indicate these code areas). Because the pipeline sequence must be preserved in an unprotected pipeline, this rule is obeyed when code execution is halted by a test and debug event.

30 When a test and debug event is allowed to halt code execution in an unprotected pipeline at a non-interruptible

5 point in the code execution, real time interrupt services must be blocked because these activities would corrupt the code so that the code execution could not be resumed after the interrupt return. To preserve the ability to service real-time interrupts after code execution halts, test and  
10 debug events must be blocked until code execution reaches an interruptible point.

However, an application developer may find it desirable to halt the code execution at a non-interruptible point in the  
15 code to observe the machine state even though real-time interrupt are blocked, and other times, may find it desirable to delay code execution halts to points where the code is interruptible (i.e., allowing service of real time interrupts after execution halts). Having once determined  
20 that the halt is desirable even if non-interruptible code is being executed, the user/host processor unit must be alerted to the corruption of the procedure executing at the time of the code halt.

25 A need has therefore been felt for apparatus and an associated method having the feature that a program execution halt taken in a non-protected pipeline during a non-interruptible portion of the code identified. It would be another feature of the apparatus and associated method  
30 to permit the user/host processing unit to determine whether a program execution halt is implemented during a

5 non-interruptible portion of program executing on a non-  
protected pipeline. It would be further feature of the  
apparatus and associated method to permit the  
implementation of a code halt during a non-interruptible  
code portion to be communicated to user/host processing  
10 unit.

## 5    **Summary of the Invention**

The aforementioned and other features are accomplished, according to the present invention, by providing a storage unit for storing a signal indicating that the program  
10    execution halt can be implemented in an unprotected pipeline whether the code is interruptible or non-interruptible. When the signal is present in the storage unit, a halt request will be forwarded immediately thereby resulting in a code execution halt. When the signal is not  
15    present in the storage unit, the halt request signal will be forwarded only during an interruptible portion of the code execution. The signal can be stored in the storage unit by the program or by the intervention through the test and debug facilities. When a halt signal is generated  
20    during non-interruptible portion of the code, a non-returnable bit is set in a memory-mapped register. During the transfer of status information from the target processor to the host processing unit, the non-returnable bit indicates that the code execution halt has corrupted  
25    the then-currently executing process.

Other features and advantages of present invention will be more clearly understood upon reading of the following description and the accompanying drawings and the claims.

30

## 5    **Brief Description of the Drawings**

Figure 1A is a block diagram of the apparatus used in the test and debug of a target processor; while Figure 1B illustrates the generation of trigger signals.

10

Figure 2 is a block diagram of the apparatus for forwarding a halt signal during a non-interruptible code execution portion in a non-protected pipeline according to the present invention.

15

Figure 3 is flow chart illustrating the reporting of code execution halt during a non-interruptible portion according to the present invention.

## 20    **Description of the Preferred Embodiment**

### 1. Detailed Description of the Figures

Fig. 1A and Fig. 1B have been discussed with respect to the related art.

25

Referring to Fig. 2, the apparatus for selectively halting code execution in a processor having a non-protected pipeline is shown. Storage unit **20** has a CONTROL signal applied thereto. When the CONTROL signal is stored in the storage unit **20**, a signal is applied to a first terminal of logic OR gate **22**. A second terminal of logic OR gate **22**

30

5 has a signal indicating whether the executing code is currently in an interruptible or in a non-interruptible code portion. The output terminal of logic OR gate **22** is coupled to a first input terminal of logic AND gate **21**. A second terminal of logic AND gate **21** has a HALT REQUEST  
10 signal applied thereto. A HALT signal is generated at the output terminal of logic AND gate **21**. The halt signal from logic AND gate **21** is applied to a first input terminal of logic AND gate **23**. A second input terminal of logic AND gate **23** has applied thereto a signal indicating that the  
15 presently executing code portion is non-interruptible. The output signal from logic AND gate **23** is applied to a memory-mapped register bit position **24** setting a non-returnable bit. In response to a control signal, the contents of the non-returnable memory-mapped bit position  
20 **24** is applied to a read bus for transfer to the host processing unit.

Referring to Fig. 3, a flow chart illustrating the operation of the present invention is shown. In step 301,  
25 the target processing unit is reset and program execution begun. In step 302, a determination is made whether a halt signal has been generated. The code execution proceeds unit a halt is identified. A determination is made whether the halt occurs during a non-interruptible code portion in  
30 step 303. When the halt does not occur during an interruptible code portion, then, in step 304, the

5 procedure resulting from the halt is implemented. When the  
procedure resulting from the halt is complete, in step 305  
a return to the code execution is performed and the  
procedure returns to step 302. When the determination is  
made in step 303 that the halt signal occurs during a non-  
10 interruptible portion of the code, a non-returnable bit is  
set in step 306. In step 307, the beginning of halt  
procedure execution is monitored and when the halt  
execution procedure begins, the non-returnable bit is  
cleared in step 308. In step 309, the halt execution  
15 procedure is continued until the procedure is completed.  
Then the process returns to step 301 wherein the target  
processor is reset.

## 2. Operation of the Preferred Embodiment

20

The operation of the present invention can be understood as  
follows. In a processing system having a non-protected  
pipeline, when a CONTROL signal is not stored in the  
storage unit **20** and a HALT REQUEST signal is applied to the  
25 second terminal of the logic AND gate **21**, then a HALT  
signal will be applied to the output terminal of logic AND  
gate **21** only when a positive INTERRUPTIBLE CODE PORTION  
signal is applied to the second input terminal of logic OR  
gate **22**. When the INTERRUPTIBLE CODE PORTION signal and  
30 the CONTROL signal are not present, then the HALT REQUEST  
signal will not result in a HALT signal. However, when the

5 CONTROL signal is stored in storage unit **20**, a CONTROL  
signal is applied to an input terminal of logic OR gate **22**  
and a signal is applied to the first input terminal of  
logic AND gate **21**. In this situation, a HALT REQUEST  
signal will provide a HALT signal whether the INTERRUPTIBLE  
10 CODE PORTION signal is present or not.

In this manner, a HALT signal can be generated even when a  
non-interruptible code portion is being executed.  
Furthermore, the code execution in a non-interruptible code  
15 portion is determined by the storage of the CONTROL signal  
in the storage unit. Therefore, the generation of a HALT  
REQUEST signal is under the control of the user testing or  
debugging the target processor. The presence of both a  
halt signal and a non-interruptible code portion results in  
20 a non-returnable bit being stored in a memory-mapped  
register. The presence of the non-returnable bit is stored  
in a memory-mapped register and is therefore accessible to  
the host processing unit. The presence of the non-  
returnable bit alerts the host processing unit/user that  
25 the halt has corrupted the procedure during which the halt  
was generated and the procedure can not be restarted at  
that point.

While the invention has been described with respect to the  
30 embodiments set forth above, the invention is not  
necessarily limited to these embodiments. Accordingly,



5 other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention, the scope of the invention being defined by the following claims.